

**DATA PROCESSING SYSTEM, METHOD, AND PRODUCT FOR  
AUTOMATICALLY TRACKING INSERTIONS OF INTEGRATED CIRCUIT  
DEVICES**

**5 BACKGROUND OF THE INVENTION**

**1. Technical Field:**

The present invention relates generally to the field of integrated circuits, and more specifically to a data  
10 processing system for automatically tracking the number of insertions of integrated circuit devices into a receptacle device.

**2. Description of Related Art:**

15 It may be necessary to track the number of times an integrated circuit device is inserted into a receptacle device in order to reduce hardware errors. For example, if an integrated circuit device is inserted more than a particular number of times, the pins and contacts may  
20 become worn or dirty, thus, reducing the reliability of the device.

One type of integrated circuit device which suffers from this problem is a multi-chip module (MCM), as well as the interposer device into which the multi-chip module  
25 may be inserted. An interposer device is a socket-like device which may be inserted on printed circuit board, such as a planar, and which also receives an MCM. An MCM coupled to an interposer is referred to hereinafter as an MCM assembly. The pins and contacts of an MCM may become  
30 dirty and worn after multiple insertions of the MCM into an interposer, and the pins and contacts of the interposer itself may become dirty and worn after

0597444-100401

Docket No. AUS920010758US1

multiple insertions of the interposer into a planar.

The receptacle device may be a printed circuit board, such as a planar, a socket, an interposer, or any other receptacle device.

- 5        When a preset threshold number of insertions is reached for an IC device such as an MCM, MCM assembly, or interposer, the IC device is returned for repair or replacement.

- 10       Previously, technicians have had to manually track the number of insertions of an integrated circuit device. This process is time-consuming and may produce incorrect data. The number of insertions may be forgotten, lost, or inaccurate.

- 15       Therefore, a need exists for a data processing system, method, and product for automatically and accurately tracking the number of insertions of integrated circuit devices into a receptacle device.

0957144-100404

Docket No. AUS920010758US1

### SUMMARY OF THE INVENTION

A data processing system, method, and computer program product are disclosed for automatically tracking  
5 insertions of integrated circuit devices into receptacle devices. An insertion of an integrated circuit device is automatically detected utilizing the data processing system. An insertion count that is associated with the integrated circuit device is automatically incremented in  
10 response to a detection of an insertion of the integrated circuit device. The insertion count is used to track insertions of the integrated circuit device.

The above as well as additional objectives, features, and advantages of the present invention will  
15 become apparent in the following detailed written description.

2025-11-14 10:44:01

**BRIEF DESCRIPTION OF THE DRAWINGS**

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

10       **Figure 1** is a pictorial representation which depicts a data processing system in which the present invention may be implemented in accordance with a preferred embodiment of the present invention;

15       **Figure 2** is a more detailed block diagram of a data processing system in which the present invention may be implemented in accordance with the present invention;

**Figure 3** is a block diagram of an exemplary logically partitioned platform in which the present invention may be implemented;

20       **Figure 4** illustrates a high level flow chart which depicts establishing insertion count fields within the vital product data for tracking the number of insertions of integrated circuit devices and storing configuration data in accordance with the present invention;

25       **Figure 5** depicts a high level flow chart which illustrates tracking the number of insertions of integrated circuit devices in accordance with the present invention; and

30       **Figure 6** is a block diagram which depicts configuration data including insertion count and fault fields in accordance with the present invention.

0997144-100401

Sub  
A1

**DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT**

A preferred embodiment of the present invention and its advantages are better understood by referring to the  
5 figures, like numerals being used for like and corresponding parts of the accompanying figures.

The present invention is a method, system, and product for automatically tracking the number of insertions of integrated circuit devices into a  
10 receptacle device. More specifically, the integrated circuit devices may be multi-chip modules (MCMs), interposer devices, MCM assemblies including MCMs coupled to interposer devices, or any other type of integrated circuit device.

15 The present invention is implemented by assigning one of the pins of the integrated circuit (IC) device to be a presence detect pin. The data processing system, including the integrated circuit device whose insertions are to be tracked, may poll each receptacle location  
20 where such an IC device should be present. If an IC device is inserted in the location, the presence detect pin will indicate the IC's presence. An insertion occurs when a determination is made that no IC device is present at a particular location, and then determining that an IC  
25 device is again present at that location.

The present invention provides for several new fields to be added to the vital product data (VPD) that is already maintained for a device. The vital product data is information about a device such as the device's  
30 part number, serial number, and other information about the device. The vital product data may be stored on the device itself, or it may be stored on a card separate

T040T-44-100401

Docket No. AUS920010758US1

from the device. The preferred embodiment describes a system whereby for each processor MCM, a separate vital product data is provided. Thus, each processor MCM has its own, separate VPD card. There is a one-to-one  
5 correspondence between processor MCMs and their VPD cards. In addition, there is a single VPD card that contains the vital product data for all of the cache MCMs. Those skilled in the art will recognize that the present invention may also be used in systems where the  
10 vital product data is stored on a device itself, or where each cache MCM has its own associated VPD card.

An insertion count field is added to each VPD in which the current number of insertions of the associated IC device is maintained. When a field indicates that a  
15 particular IC device has been inserted more than a preset threshold number of insertions, the IC device is identified and the technician is instructed to return the particular IC device, along with its VPD card, for repair or replacement.

20 **Figure 1** depicts a pictorial representation of a network of data processing systems in which the present invention may be implemented. Network data processing system **10** is a network of computers in which the present invention may be implemented. Network data processing  
25 system **10** contains a network **12**, which is the medium used to provide communications links between various devices and computers connected together within network data processing system **10**. Network **12** may include  
30 connections, such as wire, wireless communication links, or fiber optic cables.

In the depicted example, a server **14** is connected to network **12** along with storage unit **16**. In addition,

T0400T-44-100401

Docket No. AUS920010758US1

clients **18**, **20**, and **22** also are connected to network **12**. Network **12** may include permanent connections, such as wire or fiber optic cables, or temporary connections made through telephone connections. The communications

5 network **12** also can include other public and/or private wide area networks, local area networks, wireless networks, data communication networks or connections, intranets, routers, satellite links, microwave links, cellular or telephone networks, radio links, fiber optic

10 transmission lines, ISDN lines, T1 lines, DSL, etc. In some embodiments, a user device may be connected directly to a server **14** without departing from the scope of the present invention. Moreover, as used herein, communications include those enabled by wired or wireless

15 technology.

Clients **18**, **20**, and **22** may be, for example, personal computers, portable computers, mobile or fixed user stations, workstations, network terminals or servers, cellular telephones, kiosks, dumb terminals, personal

20 digital assistants, two-way pagers, smart phones, information appliances, or network computers. For purposes of this application, a network computer is any computer, coupled to a network, which receives a program or other application from another computer coupled to the

25 network.

In the depicted example, server **14** provides data, such as boot files, operating system images, and applications to clients **18-22**. Clients **18**, **20**, and **22** are clients to server **14**. Network data processing system

30 **10** may include additional servers, clients, and other devices not shown. In the depicted example, network data processing system **10** is the Internet with network **12**

US 9,444,100 A

Docket No. AUS920010758US1

representing a worldwide collection of networks and gateways that use the TCP/IP suite of protocols to communicate with one another. At the heart of the Internet is a backbone of high-speed data communication  
5 lines between major nodes or host computers, consisting of thousands of commercial, government, educational and other computer systems that route data and messages. Of course, network data processing system **10** also may be implemented as a number of different types of networks,  
10 such as for example, an intranet, a local area network (LAN), or a wide area network (WAN). **Figure 1** is intended as an example, and not as an architectural limitation for the present invention.

**Figure 2** is a more detailed block diagram of a data  
15 processing system in which the present invention may be implemented. Data processing system **100** may be a symmetric multiprocessor (SMP) system including a plurality of processors **101**, **102**, **103**, and **104** connected to system bus **106**. For example, data processing system  
20 **100** may be an IBM RS/6000, a product of International Business Machines Corporation in Armonk, New York, implemented as a server within a network. Alternatively, a single processor system may be employed. Also connected to system bus **106** is memory controller/cache  
25 **108**, which provides an interface to a plurality of local memories **160-163**. I/O bus bridge **110** is connected to system bus **106** and provides an interface to I/O bus **112**. Memory controller/cache **108** and I/O bus bridge **110** may be integrated as depicted.

30 Data processing system **100** is a logically partitioned data processing system. Thus, data



Docket No. AUS920010758US1

processing system **100** may have multiple heterogeneous operating systems (or multiple instances of a single operating system) running simultaneously. Each of these multiple operating systems may have any number of software programs executing within it. Data processing system **100** is logically partitioned such that different I/O adapters **120-121**, **128-129**, **136**, and **148-149** may be assigned to different logical partitions.

Thus, for example, suppose data processing system **100** is divided into three logical partitions, P1, P2, and P3. Each of I/O adapters **120-121**, **128-129**, **136**, and **148-149**, each of processors **101-104**, and each of local memories **160-163** is assigned to one of the three partitions. For example, processor **101**, memory **160**, and I/O adapters **120**, **128**, and **129** may be assigned to logical partition P1; processors **102-103**, memory **161**, and I/O adapters **121** and **136** may be assigned to partition P2; and processor **104**, memories **162-163**, and I/O adapters **148-149** may be assigned to logical partition P3.

Each operating system executing within data processing system **100** is assigned to a different logical partition. Thus, each operating system executing within data processing system **100** may access only those I/O units that are within its logical partition.

Peripheral component interconnect (PCI) Host bridge **114** connected to I/O bus **112** provides an interface to PCI local bus **115**. A number of Input/Output adapters **120-121** may be connected to PCI bus **115**. Typical PCI bus implementations will support between four and eight I/O adapters (i.e. expansion slots for add-in connectors). Each I/O Adapter **120-121** provides an interface between

Docket No. AUS920010758US1

data processing system **100** and input/output devices such as, for example, other network computers, which are clients to data processing system **100**.

5 An additional PCI host bridge **122** provides an interface for an additional PCI bus **123**. PCI bus **123** is connected to a plurality of PCI I/O adapters **128-129** by a PCI bus **126-127**. Thus, additional I/O devices, such as, for example, modems or network adapters may be supported through each of PCI I/O adapters **128-129**. In this  
10 manner, data processing system **100** allows connections to multiple network computers.

A memory mapped graphics adapter **148** may be connected to I/O bus **112** through PCI Host Bridge **140** and EADS **142** (PCI-PCI bridge) via PCI buses **144** and **145** as  
15 depicted. Also, a hard disk **150** may also be connected to I/O bus **112** through PCI Host Bridge **140** and EADS **142** via PCI buses **141** and **145** as depicted.

A PCI host bridge **130** provides an interface for a PCI bus **131** to connect to I/O bus **112**. PCI bus **131**  
20 connects PCI host bridge **130** to the service processor mailbox interface and ISA bus access pass-through logic **194** and EADS **132**. The ISA bus access pass-through logic **194** forwards PCI accesses destined to the PCI/ISA bridge **193**. The NVRAM storage is connected to the ISA bus **196**.  
25 The Service processor **135** is coupled to the service processor mailbox interface **194** through its local PCI bus **195**. Service processor **135** is also connected to processors **101-104** via a plurality of JTAG/I<sup>2</sup>C buses **134**. JTAG/I<sup>2</sup>C buses **134** are a combination of JTAG/scan busses  
30 (see IEEE 1149.1) and Phillips I<sup>2</sup>C busses. However, alternatively, JTAG/I<sup>2</sup>C buses **134** may be replaced by only

0997144-100401

Docket No. AUS920010758US1

Phillips I<sup>2</sup>C busses or only JTAG/scan busses. All  
SP-ATTN signals of the host processors **101**, **102**, **103**, and  
**104** are connected together to an interrupt input signal  
of the service processor. The service processor **135** has  
5 its own local memory **191**, and has access to the hardware  
op-panel **190**.

When data processing system **100** is initially powered  
up, service processor **135** uses the JTAG/scan buses **134** to  
interrogate the system (Host) processors **101-104**, memory  
10 controller **108**, and I/O bridge **110**. At completion of  
this step, service processor **135** has an inventory and  
topology understanding of data processing system **100**.  
Service processor **135** also executes Built-In-Self-Tests  
(BISTs), Basic Assurance Tests (BATs), and memory tests  
15 on all elements found by interrogating the system  
processors **101-104**, memory controller **108**, and I/O bridge  
**110**. Any error information for failures detected during  
the BISTs, BATs, and memory tests are gathered and  
reported by service processor **135**.

20 If a meaningful/valid configuration of system  
resources is still possible after taking out the elements  
found to be faulty during the BISTs, BATs, and memory  
tests, then data processing system **100** is allowed to  
proceed to load executable code into local (Host)  
25 memories **160-163**. Service processor **135** then releases  
the Host processors **101-104** for execution of the code  
loaded into Host memory **160-163**. While the Host  
processors **101-104** are executing code from respective  
operating systems within the data processing system **100**,  
30 service processor **135** enters a mode of monitoring and  
reporting errors. The type of items monitored by service

09744-100401

Docket No. AUS920010758US1

processor include, for example, the cooling fan speed and operation, thermal sensors, power supply regulators, and recoverable and non-recoverable errors reported by processors **101-104**, memories **160-163**, and bus-bridge controller **110**.

Service processor **135** is responsible for saving and reporting error information related to all the monitored items in data processing system **100**. Service processor **135** also takes action based on the type of errors and defined thresholds. For example, service processor **135** may take note of excessive recoverable errors on a processor's cache memory and decide that this is predictive of a hard failure. Based on this determination, service processor **135** may mark that resource for reconfiguration during the current running session and future Initial Program Loads (IPLs). IPLs are also sometimes referred to as a "boot" or "bootstrap".

Those of ordinary skill in the art will appreciate that the hardware depicted in **Figure 2** may vary. For example, other peripheral devices, such as optical disk drives and the like, also may be used in addition to or in place of the hardware depicted. The depicted example is not meant to imply architectural limitations with respect to the present invention.

**Figure 3** is a block diagram of an exemplary logically partitioned platform in which the present invention may be implemented. Logically partitioned platform **200** includes partitioned hardware **230**, partition management firmware, also called a hypervisor **210**, and partitions **201-204**. Operating systems **201a-204a** exist within partitions **201-204**. Operating systems **201a-204a**

Docket No. AUS920010758US1

may be multiple copies of a single operating system or multiple heterogeneous operating systems simultaneously run on platform **200**.

Partitioned hardware **230** includes a plurality of  
5 processors **232-238**, a plurality of system memory units  
**240-246**, a plurality of input/output (I/O) adapters  
**248-262**, and a storage unit **270**. Each of the processors  
**242-248**, memory units **240-246**, NVRAM storage **298**, and I/O  
adapters **248-262** may be assigned to one of multiple  
10 partitions **201-204**.

Partitioned hardware **230** also includes service  
processor **290**. A non-volatile memory device **291**, such as  
a DRAM device, is included within service processor **291**.  
The partition tables and firmware images described  
15 herein, as well as other information, are stored within  
service processor memory **291**.

Partition management firmware (hypervisor) **210**  
performs a number of functions and services for  
partitions **201-204** to create and enforce the partitioning  
20 of logically partitioned platform **200**. Hypervisor **210** is  
a firmware implemented virtual machine identical to the  
underlying hardware. Firmware is "software" stored in a  
memory chip that holds its content without electrical  
power, such as, for example, read-only memory (ROM),  
25 programmable ROM (PROM), erasable programmable ROM  
(EPROM), electrically erasable programmable ROM (EEPROM),  
and non-volatile random access memory (non-volatile RAM).  
Thus, hypervisor **210** allows the simultaneous execution of  
independent OS images **201a-204a** by virtualizing all the  
30 hardware resources of logically partitioned platform **200**.  
Hypervisor **210** may attach I/O devices through I/O

059744-100401

Docket No. AUS920010758US1

adapters **248-262** to single virtual machines in an exclusive mode for use by one of OS images **201a-204a**.

A hardware system configuration (HSC) machine **299** may be coupled to data processing system **100** which  
5 includes logically partitioned platform **200**. HSC **299** is a separate computer system that is coupled to service processor **290** and may be used by a user to control various functions of data processing system **100** through service processor **290**. HSC **299** includes a graphical user  
10 interface (GUI) which may be used by a user to select a partition to be rebooted. Further, a listing of different firmware images that are stored within service processor memory **291** may be presented to the user utilizing the graphical user interface of HSC **299**. The  
15 user may then select one of the listed firmware images to use to boot the selected partition as described below.

When a user selects a partition, HSC **299** transmits a request to service processor **290** to have service processor **290** update the partition table associated with  
20 the selected partition. Service processor **290** updates the partition table by setting an indicator within the table to indicate that the associated partition needs to be rebooted. In addition, HSC **299** transmits an identifier to service processor **290** which identifies the  
25 particular firmware image selected by the user. Service processor **290** then stores this identifier within the partition table associated with the selected partition. As described in more detail below, hypervisor **210** routinely checks each partition table to determine a  
30 current state of the indicator stored in each table. When hypervisor **210** finds an indicator that indicates a

09744-100401

Docket No. AUS920010758US1

partition needs to be rebooted, hypervisor **210** copies the firmware image identified within that partition table to the logical memory of the partition associated with the partition table. That firmware image is then executed  
5 within the partition causing only that partition to be rebooted. Other partitions are unaffected by this process.

**Figure 4** illustrates a high level flow chart which depicts establishing insertion count fields within vital  
10 product data for tracking the number of insertions of integrated circuit devices described by the vital product data, and storing configuration data in accordance with the present invention. The process starts as depicted by block **400** and thereafter passes to block **402** which  
15 illustrates establishing an insertion count field in each vital product data for each MCM assembly. Next, block **404** depicts establishing a fault field for each cache MCM assembly in the cache vital product data. As described above, a separate VPD card is maintained for each  
20 processor MCM assembly. One VPD card is maintained for the cache MCM assemblies. An insertion field is established in each VPD card. In addition, fault fields are established in the cache VPD card for each cache MCM.

Thereafter, block **406** illustrates tracking the  
25 number of insertions of each MCM assembly during the manufacturing process. Block **408**, then, depicts storing the number of insertions into the appropriate fields in the appropriate VPD's. Thereafter, block **410** illustrates collecting all insertion information for all VPD's,  
30 collecting the fault information, and storing all of this information as configuration data in NVRAM. One example of configuration data that might be collected and stored

0997144-100401

Docket No. AUS920010758US1

is depicted by **Figure 6**. The process then terminates as depicted by block **412**.

Sub  
A2

5 **Figure 5** depicts a high level flow chart which illustrates tracking the number of insertions of integrated circuit devices in accordance with the present invention. The process starts as depicted by block **500** and thereafter passes to block **502** which illustrates the computer system being in standby mode whereby the computer system continuously receives standby power.

10 Next, block **504** depicts a determination of whether or not a user has invoked a menu to use to manually update the insertion information. A technician might have inserted an IC device, such as an MCM assembly, while the data processing system was completely powered off. In this

15 case, because there was a loss of standby power, the data processing system could not detect the insertion. This insertion must be entered manually. If a determination is made that a user has invoked a menu to use to manually update the insertion information, the process passes to

20 block **506** which illustrates receiving a manual update to one or more insertion count fields. The process then passes to block **508**. Referring again to block **504**, if a determination is made that a user has not invoked a menu to use to manually update the insertion information, the

25 process passes to block **508**.

Block **508** depicts the service processor continuously monitoring the presence of the presence detect pins for each planar location. The service processor will continuously monitor the presence detect pins while the

30 service processor receives standby power. The process then passes to block **510** which illustrates a determination of whether or not an insertion has been



Docket No. AUS920010758US1

detected. An insertion is detected by first detecting the absence of a presence detect pin, and then detecting the presence of a presence detect pin. If a determination is made that an insertion has not been  
5 detected, the process passes to block **516**. Referring again to block **510**, if a determination is made that an insertion has been detected, the process passes to block **512** which depicts the service processor identifying a planar location into which an MCM assembly was inserted.  
10 Next, block **514** illustrates incrementing the insertion count field in the VPD that is associated with the MCM assembly that was inserted into the identified planar location. The process then passes to block **516**.

Block **516**, then, depicts a determination of whether  
15 or not a power-on request has been received. If a determination is made that a power-on request has not been received, the process passes to block **504**. Referring again to block **516**, if a determination is made that a power-on request has been received, the process  
20 passes to block **518**. Block **518** illustrates the service processor reading the VPD associated with each MCM assembly and comparing it to the stored configuration data. Next, block **520** depicts a determination of whether or not a new MCM assembly has been inserted. If a  
25 determination is made that a new MCM assembly was not inserted, i.e. thus, a determination is made that an MCM assembly was removed and reinserted, the process passes to block **530**.

Referring again to block **520**, if a determination is  
30 made that a new MCM assembly was inserted, the process passes to block **522** which illustrates saving all of the

097144-100401

Docket No. AUS920010758US1

current VPD from each VPD card as configuration data. Next, block **524** depicts a determination of whether the new MCM assembly is a cache or a processor MCM assembly. If a determination is made that the new MCM assembly is a  
5 cache assembly, the process passes to block **526** which illustrates inserting a new VPD card into the computer system and transferring the VPD for the remaining cache MCM assemblies to the new VPD card. The process then passes to block **528**. Referring again to block **524**, if a  
10 determination is made that the new MCM assembly is a processor assembly, the process passes to block **528** which illustrates incrementing the appropriate insertion count field in the VPD associated with the new MCM assembly. The process then passes to block **530**.

15 Block **530** depicts a determination of whether or not a count threshold has been exceeded for an inserted MCM assembly. If a determination is made that the count threshold has not been exceeded, the process passes to block **538**. Referring again to block **530**, if a  
20 determination is made that the count threshold has been exceeded, the process passes to block **532** which depicts the service processor generating an error message that includes an insertion error code and the location of the inserted MCM assembly that exceeded the threshold.

25 The process then passes to block **534** which illustrates a determination of whether the inserted MCM assembly is a processor or cache MCM assembly. If a determination is made that the inserted MCM assembly is a processor MCM assembly, the process passes to block **538**.  
30 Referring again to block **534**, if a determination is made that the inserted MCM assembly is a cache MCM assembly, the process passes to block **536** which depicts storing

09971144-100401

Docket No. AUS920010758US1

identifier information into the appropriate field in the cache's VPD to identify the particular cache MCM assembly which exceeded the threshold.

Block **538**, then, illustrates continuing a normal  
 5 boot process to the operating system. Thereafter, block  
**540** depicts the operating system presenting its error log  
 which may include an error code indicating an MCM  
 assembly which exceeded an insertion count threshold  
 along with the location of the MCM assembly at fault.  
 10 The operating system then makes a call for service.  
 Next, block **542** illustrates returning any faulty MCM  
 assemblies, along with their associated VPD cards, for  
 replacement or rework. The process then terminates as  
 depicted by block **544**.

15 **Figure 6** is a block diagram which depicts a portion  
 of the configuration data including insertion count and  
 fault fields in accordance with the present invention.  
 This portion is stored as configuration data. An entry  
 is included for each MCM assembly. The configuration  
 20 data depicted by **Figure 6** includes two processor MCM  
 assemblies and three cache MCM assemblies.

Sub  
A3  
 The configuration data **600** is stored in NVRAM and is  
 used by the service processor as describe above in **Figure**  
**5**, blocks **518** and **520**, to determine if a new MCM assembly  
 25 has been inserted. Configuration data **600** may also be  
~~used by the service processor for other purposes.~~

Each entry of configuration data **600** is also stored  
 in the appropriate VPD. For example, entry **602** is stored  
 in the VPD card associated with MCM assembly named  
 30 "Processor 1-8". Entry **604** is stored in the VPD card  
 associated with MCM assembly named "Processor 9-16".

Docket No. AUS920010758US1

Entry **606**, which includes the three entries for the three cache MCM assemblies, is stored in the VPD card associated with the cache assemblies. One VPD card is used by all of the cache assemblies.

- 5        Those skilled in the art will recognize that the present invention may be utilized in a system whereby a different VPD card is associated with each cache MCM assembly. Further, those skilled in the art will also recognize that the present invention may be utilized in a  
10      system whereby the VPD is stored on an MCM assembly.

Each entry includes a name field to identify a particular MCM assembly and a location field to identify each MCM assembly's location on the planar.

- 15        For processor MCM assemblies, a third field, an insertion count field, is included in which is stored the number of times the particular MCM assembly has been inserted onto the planar. This insertion count includes the total number of times the MCM assembly was inserted, both during manufacturing and in the field.

- 20        For cache MCM assemblies, a third and a fourth field are included. The third field is the insertion count field which is utilized in the manner described above for the processor assemblies. The fourth field is a fault field which identifies a particular cache MCM assembly  
25      which exceeded the insertion count threshold. As described above, in the embodiment depicted, all cache MCM assemblies share one VPD card. When a cache MCM assembly exceeds the insertion count threshold, the cache MCM assembly and the VPD card associated with the cache  
30      MCM assemblies are returned for replacement or rework. The fault field is used to identify the planar location where the cache MCM assembly at fault was located. This

Docket No. AUS920010758US1

information may then be used for statistical or diagnostic purposes.

It is important to note that while the present invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of the present invention are capable of being distributed in the form of a computer readable medium of instructions and a variety of forms and that the present invention applies equally regardless of the particular type of signal bearing media actually used to carry out the distribution. Examples of computer readable media include recordable-type media, such as a floppy disk, a hard disk drive, a RAM, CD-ROMs, DVD-ROMs, and transmission-type media, such as digital and analog communications links, wired or wireless communications links using transmission forms, such as, for example, radio frequency and light wave transmissions. The computer readable media may take the form of coded formats that are decoded for actual use in a particular data processing system.

The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.